Live briefing
Everything about Dynamic random-access memory
Type of computer memory
Dynamic random-access memory is a type of random-access semiconductor memory that stores each bit of data in a memory cell. A DRAM memory cell usually consists of a microscopic capacitor and a transistor, both typically based on metal–oxide–semiconductor (MOS) technology. Wikipedia →
🧭 Start here: a 6-step reading path
- Read the overview: Dynamic random-access memoryA 5-minute orientation
- Skim a recent paper: eDRAM-CIM: Reconfigurable Charge Domain Compute-In-Memory Design With Embedded Dynamic Random Access Memory Array Realizing Adaptive Data ConvertersInfluential work since 2022
- Pick up a classic book: C How to ProgramThe most-reprinted book on the subject
- Read the landmark paper: Synthesis and Dynamic Random Access Memory Behavior of a Functional PolyimideCited 307 times
- Go sideways: Memory refreshA closely related topic
- Go sideways: CAS latencyA closely related topic
📖 Definitions
No dictionary entry for this exact phrase.
🏆 Landmark papers (most cited)
Synthesis and Dynamic Random Access Memory Behavior of a Functional Polyimide
1T-1C Dynamic Random Access Memory Status, Challenges, and Prospects
On the retention time distribution of dynamic random access memory (DRAM)
Future of dynamic random-access memory as main memory
A fault-tolerant 64K dynamic random-access memory
Highly conformal ZrO2 deposition for dynamic random access memory application
Dynamic computing random access memory
Hybrid silicon nanocrystal silicon nitride dynamic random access memory
🆕 Influential since 2022
eDRAM-CIM: Reconfigurable Charge Domain Compute-In-Memory Design With Embedded Dynamic Random Access Memory Array Realizing Adaptive Data Converters
High-density three-dimensional integration of dynamic random-access memory using vertical dual-gate IGZO TFTs
Rowhammer Attacks in Dynamic Random-Access Memory and Defense Methods
Flip Point Offset-Compensation Sense Amplifier With Sensing-Margin-Enhancement for Dynamic Random-Access Memory
Capacitorless One-Transistor Dynamic Random-Access Memory with Novel Mechanism: Self-Refreshing
📚 Books worth reading
C How to ProgramPaul J. Deitel, Harvey M. Deitel · 2007
The web application hacker's handbookDafydd Stuttard, Marcus Pinto · 2007
Memory Component HandbookIntel Corporation. · 1983
The Conspirators HierarchyJohn Coleman · 1992
Understanding object-oriented programming with JavaTimothy Budd · 1998
SystemVerilog for VerificationChris Spear · 2006
NanosystemsK. Eric Drexler · 1992
Intelligent Technologies and Engineering SystemsJengnan Juang · 2013
Ranked by number of editions on Open Library, a rough measure of how lasting a book is.
🔗 Related topics
- Memory refresh Memory refresh is a process of periodically reading information from an area of computer memory and immediately rewriting the read information to the same…
- CAS latency Column Address Strobe latency, also called CAS latency or CL, is the delay in clock cycles between the READ command and the moment data is available. In…
- Sense amplifier A sense amplifier is a circuit that is used to amplify and detect small signals in electronic systems. It is commonly used in memory circuits, such as…
- Synchronous dynamic random-access memory Synchronous dynamic random-access memory (synchronous dynamic RAM or SDRAM) is any DRAM where the operation of its external pin interface is coordinated…
- XDR DRAM XDR DRAM (extreme data rate dynamic random-access memory) is a high-performance dynamic random-access memory interface. It is based on and succeeds RDRAM…
- 1T-SRAM 1T-SRAM is a pseudo-static random-access memory (PSRAM) technology introduced by MoSys, Inc. in September 1998, which offers a high-density alternative…
- Semiconductor memory Semiconductor memory is a digital electronic semiconductor device used for digital data storage, such as computer memory. It typically refers to devices…
- Static random-access memory Static random-access memory (static RAM or SRAM) is a type of random-access memory (RAM) that uses latching circuitry (flip-flop) to store each bit. SRAM…