Live briefing
Everything about Re-order buffer
Computer hardware
A re-order buffer (ROB) is a hardware unit used in an extension to Tomasulo's algorithm to support out-of-order and speculative instruction execution. The extension forces instructions to be committed in-order. Wikipedia →
🧭 Start here: a 6-step reading path
- Read the overview: Re-order bufferA 5-minute orientation
- Skim a recent paper: Order processing and buffer assignment in an order picking system with cooperative robotsInfluential work since 2022
- Pick up a classic book: Operations ManagementThe most-reprinted book on the subject
- Read the landmark paper: Verbal working memory and the phonological buffer: The question of serial orderCited 65 times
- Go sideways: Tomasulo's algorithmA closely related topic
- Go sideways: Register renamingA closely related topic
📖 Definitions
No dictionary entry for this exact phrase.
🗂️ The subject at a glance
No outline available.
🏆 Landmark papers (most cited)
Verbal working memory and the phonological buffer: The question of serial order
Serial order and consonant–vowel structure in a graphemic output buffer model
Using the fractional order method to generalize strengthening buffer operator and weakening buffer operator
Order review/release and lot splitting in drum-buffer-rope
Buffer sizing models for end-of-aisle order picking systems
Efficient mismatched packet buffer management with packet order-preserving for OpenFlow networks
General soil-landscape distribution patterns in buffer zones of different order streams
Retail order picking scheduling with missing operations and limited buffer
🆕 Influential since 2022
Order processing and buffer assignment in an order picking system with cooperative robots
A Model for an Order-Picking Problem with a One-Directional Conveyor and Buffer
From a Buffer Zone to a Frontline Region? Unmapping Eastern Europe in a Multi-Order World
Unexpected Radiation Chemistry of Borate Buffer: I. First-Order Scavenging of OH Radicals
Efficient Pattern Matching over Out-of-Order Event Streams Using Sliding Buffer
📚 Books worth reading
Operations ManagementRoberta S. Russell, Bernard Taylor · 1998
International encyclopedia of human geographyN. J. Thrift, Rob Kitchin · 2009- 📕ICTE 2015China) International Conference On Transportation Engineering (5th 2015 Dalian Shi · 2015
A TOUR OF THE WORLDMalik Mansab Khan, Muhammad Rafique Abdul Aziz · 2025
Ranked by number of editions on Open Library, a rough measure of how lasting a book is.
🔗 Related topics
- Tomasulo's algorithm Tomasulo's algorithm is a computer architecture hardware algorithm for dynamic scheduling of instructions that allows out-of-order execution and enables…
- Register renaming In computer architecture, register renaming is a technique that abstracts logical registers from physical registers. Every logical register has a set of…
- Hazard (computer architecture) In the domain of central processing unit (CPU) design, hazards are problems with the instruction pipeline in CPU microarchitectures when the next instruction…
- Memory disambiguation Memory disambiguation is a set of techniques employed by high-performance out-of-order execution microprocessors that execute memory access instructions…
- Out-of-order execution In computer engineering, out-of-order execution (or more formally dynamic execution) is an instruction scheduling paradigm used in high-performance central…
- Latency oriented processor architecture Latency oriented processor architecture is the microarchitecture of a microprocessor designed to serve a serial computing thread with a low latency. This…
- Reservation station A unified reservation station, also known as unified scheduler, is a decentralized feature of the microarchitecture of a CPU that allows for register renaming…
- Classic RISC pipeline In the history of computer hardware, some early reduced instruction set computer central processing units (RISC CPUs) used a very similar architectural…