Live briefing
Everything about Time Stamp Counter
64-bit x86 register
The Time Stamp Counter (TSC) is a 64-bit register present on all x86 processors since the Pentium. It counts the number of CPU cycles since its reset. The instruction RDTSC returns the TSC in EDX:EAX. In x86-64 mode, RDTSC also clears the upper 32 bits of RAX and RDX. Its opcode is 0F 31. Pentium competitors such as the Cyrix 6x86 did not always have a TSC and may consider RDTSC an illegal instruction. Cyrix included a Time Stamp Counter in their MII. Wikipedia →
🧠Start here: a 6-step reading path
- Read the overview: Time Stamp CounterA 5-minute orientation
- Pick up a classic book: The history of Detroit and MichiganThe most-reprinted book on the subject
- Read the landmark paper: Enhancing time-stamp counter phase modulation measurementsCited 2 times
- Go sideways: High Precision Event TimerA closely related topic
- Go sideways: NetBurstA closely related topic
đź“– Definitions
No dictionary entry for this exact phrase.
🗂️ The subject at a glance
🏆 Landmark papers (most cited)
đź“š Books worth reading
The history of Detroit and MichiganSilas Farmer · 1884
The Conspirators HierarchyJohn Coleman · 1992- 📕Infrared and Raman spectroscopy in forensic scienceJohn M. Chalmers, Howell G. M. Edwards · 2011
The post officeSue Barraclough · 2009
The post officeSue Barraclough · 2006
International encyclopedia of human geographyN. J. Thrift, Rob Kitchin · 2009
survival companion for medical students, graduates and interns · 2014
Winsor McCayWinsor McCay · 2005
Ranked by number of editions on Open Library, a rough measure of how lasting a book is.
đź”— Related topics
- High Precision Event Timer The High Precision Event Timer (HPET) is a hardware timer available in modern x86-compatible personal computers. Compared to older types of timers available…
- NetBurst The NetBurst microarchitecture, called P68 inside Intel, was the successor to the P6 microarchitecture in the x86 family of central processing units (CPUs)…
- Intel Core (microarchitecture) The Intel Core microarchitecture (provisionally referred to as Next Generation Micro-architecture, and developed as Merom) is a multi-core processor microarchit…
- List of x86 instructions The x86 instruction set refers to the set of instructions that x86-compatible microprocessors support. The instructions are usually part of an executable…
- Pentium (original) The Pentium is a 32-bit microprocessor introduced by Intel in 1993 as the fifth generation of the x86 processor family. It was the first processor to use…
- Pentium 4 Pentium 4 is a series of single-core CPUs for desktops, laptops and entry-level servers manufactured by Intel. The processors were shipped from November…
- CPUID In the x86 architecture, the CPUID instruction (identified by a CPUID opcode) is a processor supplementary instruction (its name derived from "CPU Identificatio…
- SpeedStep Enhanced SpeedStep is a series of dynamic frequency scaling technologies (codenamed Geyserville and including SpeedStep, SpeedStep II, and SpeedStep III)…