Everything about Thread block (CUDA programming)
Programming abstraction
A thread block is a programming abstraction that represents a group of threads that can be executed serially or in parallel. For better process and data mapping, threads are grouped into thread blocks. The number of threads in a thread block was formerly limited by the architecture to a total of 512 threads per block, but as of March 2010, with compute capability 2.x and higher, blocks may contain up to 1024 threads. The threads in the same thread block run on the same stream multiprocessor. Threads in the same block can communicate with each other via shared memory, barrier synchronization or other synchronization primitives such as atomic operations. Wikipedia →
🧠Start here: a 6-step reading path
- Read the overview: Thread block (CUDA programming)A 5-minute orientation
- Pick up a classic book: Programming Massively Parallel ProcessorsThe most-reprinted book on the subject
- Go sideways: Fermi (microarchitecture)A closely related topic
- Go sideways: CUDAA closely related topic
đź“– Definitions
No dictionary entry for this exact phrase.
🗂️ The subject at a glance
🏆 Landmark papers (most cited)
- No matching papers found.
đź“š Books worth reading
Programming Massively Parallel ProcessorsDavid Kirk, Wen-Mei W. Hwu · 2010
Ranked by number of editions on Open Library, a rough measure of how lasting a book is.
đź”— Related topics
- Fermi (microarchitecture) Fermi is the codename for a graphics processing unit (GPU) microarchitecture developed by Nvidia, released to retail in April 2010 as the successor to…
- CUDA CUDA (Compute Unified Device Architecture) is a proprietary parallel computing platform and application programming interface (API) developed by Nvidia…
- Single instruction, multiple threads Single instruction, multiple threads (SIMT) is an execution model used in parallel computing where a single central "control unit" broadcasts an instruction…
- Kepler (microarchitecture) Kepler is the codename for a GPU microarchitecture developed by Nvidia, first introduced at retail in April 2012, as the successor to the Fermi microarchitectur…
- Parallel Thread Execution Parallel Thread Execution (PTX or NVPTX) is a low-level parallel thread execution virtual machine and instruction set architecture used in Nvidia's Compute…
- Hopper (microarchitecture) Hopper is a graphics processing unit (GPU) microarchitecture developed by Nvidia. It is designed for datacenters and is used alongside the Lovelace microarchite…
- Maxwell (microarchitecture) Maxwell is the codename for a GPU microarchitecture developed by Nvidia as the successor to the Kepler microarchitecture. The Maxwell architecture was…
- GeForce 400 series The GeForce 400 series is a series of graphics processing units developed by Nvidia, serving as the introduction of the Fermi microarchitecture. Its release…