Live briefing
Everything about Operand forwarding
CPU optimization technique to improve instruction-level parallelism
Operand forwarding is an optimization in pipelined CPUs to limit performance deficits which occur due to pipeline stalls caused by data hazards. A data hazard can lead to a pipeline stall when the current operation has to wait for the results of an earlier operation which has not yet finished. Wikipedia →
🧠Start here: a 6-step reading path
- Read the overview: Operand forwardingA 5-minute orientation
- Read the landmark paper: Operand Registers and Explicit Operand ForwardingCited 19 times
- Go sideways: Hazard (computer architecture)A closely related topic
- Go sideways: Classic RISC pipelineA closely related topic
đź“– Definitions
No dictionary entry for this exact phrase.
🗂️ The subject at a glance
🏆 Landmark papers (most cited)
đź“š Books worth reading
Open Library didn't respond; try again in a moment.
đź”— Related topics
- Hazard (computer architecture) In the domain of central processing unit (CPU) design, hazards are problems with the instruction pipeline in CPU microarchitectures when the next instruction…
- Classic RISC pipeline In the history of computer hardware, some early reduced instruction set computer central processing units (RISC CPUs) used a very similar architectural…
- Tomasulo's algorithm Tomasulo's algorithm is a computer architecture hardware algorithm for dynamic scheduling of instructions that allows out-of-order execution and enables…
- Instruction pipelining In computer engineering, instruction pipelining is a technique for implementing instruction-level parallelism within a single processor. Pipelining attempts…
- Transport triggered architecture In computer architecture, a transport triggered architecture (TTA) is a kind of processor design in which programs directly control the internal transport…
- Data dependency A data dependency in computer science is a situation in which a program statement (instruction) refers to the data of a preceding statement. In compiler…
- Replay system A replay system is a method for allowing pipelined processors to make use of a bypass network even when the latency of an instruction is unknown but predictable…
- Register renaming In computer architecture, register renaming is a technique that abstracts logical registers from physical registers. Every logical register has a set of…