Everything about Machine Check Architecture

🧭 Start here: a 6-step reading path

1. Read the overview: Machine Check ArchitectureA 5-minute orientation
2. Pick up a classic book: Building a C-Subset Compiler for the FRISC ArchitectureThe most-reprinted book on the subject
3. Go sideways: X86A closely related topic
4. Go sideways: CPUIDA closely related topic

🏆 Landmark papers (most cited)

• No matching papers found.

📚 Books worth reading

• Building a C-Subset Compiler for the FRISC ArchitectureKarlo Knežević · 2026

Ranked by number of editions on Open Library, a rough measure of how lasting a book is.

🔗 Related topics

• X86 x86 (also known as 80x86 or the 8086 family) is a family of complex instruction set computer (CISC) instruction set architectures initially developed by…
• CPUID In the x86 architecture, the CPUID instruction (identified by a CPUID opcode) is a processor supplementary instruction (its name derived from "CPU Identificatio…
• X86-64 x86-64 (also known as AMD64, x86_64, x64 and, rarely, Intel 64) is a 64-bit extension of the x86 instruction set. It was announced in 1999 and first available…
• IA-64 IA-64 (Intel Itanium architecture) is the instruction set architecture (ISA) of the discontinued Itanium family of 64-bit Intel microprocessors. The basic…
• Interrupt descriptor table The interrupt descriptor table (IDT) is a data structure used by the x86 architecture to implement an interrupt vector table. The IDT is used by the processor…
• Machine-check exception A machine check exception (MCE) is a type of computer error that occurs when a problem involving the computer's hardware is detected. With most mass-market…
• RDRAND RDRAND (for "read random") is an instruction for returning random numbers from an Intel on-chip hardware random number generator which has been seeded…
• Intel C++ Compiler Intel oneAPI DPC++/C++ Compiler and Intel C++ Compiler Classic (deprecated icc and icl is in Intel OneAPI HPC toolkit) are Intel’s C, C++, SYCL, and Data…