Live briefing
Everything about Bus error
Type of computer fault
In computing, a bus error is a fault raised by hardware, notifying an operating system (OS) that a process is trying to access memory that the CPU cannot physically address: an invalid address for the address bus, hence the name. In modern use on most architectures, these are much rarer than segmentation faults, which occur primarily due to memory access violations: problems in the logical address or permissions. Wikipedia →
đź§ Start here: a 6-step reading path
- Read the overview: Bus errorA 5-minute orientation
- Skim a recent paper: Burden of serious harms from diagnostic error in the USAInfluential work since 2022
- Pick up a classic book: Ping jian chan yaoThe most-reprinted book on the subject
- Read the landmark paper: The robustness of test statistics to nonnormality and specification error in confirmatory factor analysis.Cited 4,276 times
- Go sideways: X86 memory segmentationA closely related topic
- Go sideways: Data structure alignmentA closely related topic
đź“– Definitions
No dictionary entry for this exact phrase.
🏆 Landmark papers (most cited)
The robustness of test statistics to nonnormality and specification error in confirmatory factor analysis.
g_wham—A Free Weighted Histogram Analysis Implementation Including Robust Error and Autocorrelation Estimates
An unusual supernova in the error box of the Îł-ray burst of 25 April 1998
Quantitative Comparison of the Error-Containment Capabilities of a Bus and a Star Topology in CAN Networks
Bus crosstalk fault-detection capabilities of error-detecting codes for on-line testing
Productivity growth in passenger-bus transportation: A heteroskedastic error component model with unbalanced panel data
Hardware Reduction in Digital Delta-Sigma Modulators Via Bus-Splitting and Error Masking—Part I: Constant Input
On-line anomaly detection for the measurement error of HVPT in the multi-bus structure
🆕 Influential since 2022
Burden of serious harms from diagnostic error in the USA
Robust multi-qubit quantum network node with integrated error detection
Robust Spike-Based Continual Meta-Learning Improved by Restricted Minimum Error Entropy Criterion
Efficient Error-Resilient Bus Coding Method Using Bit-Basis Orthogonal Integrative Multiplexing
An AC Current Measurement Error Compensation Strategy of Three-Phase Grid-Tied PWM Converter Suitable for DC Bus System Application
📚 Books worth reading
- 📕Ping jian chan yaoQianlong Emperor of China · 1771
The complete Commodore inner space anthologyKarl J. H. Hildon · 1985- 📕Si ku ti yao zhu lu cong shuXuan Zheng, Dong Hui · 2010
Ranked by number of editions on Open Library, a rough measure of how lasting a book is.
đź”— Related topics
- X86 memory segmentation x86 memory segmentation is a term for the kind of memory segmentation characteristic of the Intel x86 computer instruction set architecture. The x86 architectur…
- Data structure alignment Data structure alignment is the way data is arranged and accessed in computer memory. It consists of three separate but related issues: data alignment…
- Segmentation fault In computing, a segmentation fault (often shortened to segfault) or access violation is a failure condition raised by hardware with memory protection,…
- General protection fault A general protection fault (GPF) in the x86 instruction set architectures (ISAs) is a fault (a type of interrupt) initiated by ISA-defined protection mechanisms…
- X86 assembly language x86 assembly language is a family of low-level programming languages that are used to produce object code for the x86 class of processors. Previous evolutions…
- Memory segmentation Memory segmentation is an operating system memory management technique of dividing a computer's primary memory into segments or sections. In a computer…
- Task state segment The task state segment (TSS) is a structure on x86-based computers which holds information about a task. It is used by the operating system kernel for…
- Tagged pointer In computer science, a tagged pointer is a pointer (concretely a memory address) with additional data associated with it, such as an indirection bit or…